Learn · NPTEL

Course10810618465 lectures

Phase-locked loops

Prof. Saurabh Saxena · IIT Madras

Start with lecture 1 At NPTEL

About

This course will emphasize on developing intuition behind frequency synthesizer design, learning mathematical basis behind operation, and realizing PLLs at architecture and circuit level. The students will be exposed to state-of-the-art frequency synthesis techniques used in analog/digital integer-N PLLs.

This course will equip students with skills to analyze, debug, and evaluate a PLL design at analytical and transistor levels both. The students will be able to use their knowledge and skills while generating a clock signal in a power-efficient manner for requirements of a synchronous system.

Intended audience: B.Tech (6th semester onwards), M.Tech./M.S./Ph.D. (1st semester onwards)

Prerequisites: EE3002 (http://www.ee.iitm.ac.in/vlsi/courses/ee3002_2017/start)INTENDED AUDIENCE: B.Tech (6th semester onwards), M.Tech./M.S./Ph.D. (1st semester onwards)

Lectures

Week 1

  1. Course Introduction and Motivation: Part I YouTube
  2. Course Introduction and Motivation: Part II YouTube
  3. Basic Operation of a Phase Locked Loop YouTube
  4. Simple Implementation of a Phase Locked Loop YouTube
  5. Input-Output Characteristics of Basic PLL Blocks YouTube
  6. Time Domain Analysis of a Simple PLL YouTube

Week 2

  1. Time Domain Versus Small Signal Analysis of a Simple PLL YouTube
  2. Type and Order of PLL YouTube
  3. Small Signal Analysis of Type-I/II/III PLLs for Phase Step, Frequency Step and Frequency Ramp YouTube
  4. Frequency Acquisition Range for PLLs YouTube
  5. Frequency Acquisition in Type-I PLLs YouTube
  6. Frequency Acquisition Limits in Type-I PLLs YouTube

Week 3

  1. Frequency Acquisition in Type-II PLLs YouTube
  2. Frequency Acquisition Ranges in Type-II PLLs with Ideal and Non-Ideal Integrator YouTube
  3. Frequency Domain Insight in Frequency Acquisition for Type-II PLLs YouTube
  4. Introduction to Clock Multipliers YouTube
  5. Analog Phase Error Detectors: Part I YouTube
  6. Analog Phase Error Detectors: Part II YouTube

Week 4

  1. Digital Phase Error Detectors: Part I YouTube
  2. Digital Phase Error Detectors: Part II YouTube
  3. Range Extension for Phase Error Detectors YouTube
  4. Phase Frequency Detector YouTube
  5. Digital Frequency Detector YouTube
  6. Charge Pump PLL YouTube
  7. Small Signal and Stability Analysis of Type-II Order 2 Charge Pump PLL YouTube

Week 5

  1. Problems in Charge Pump PLL - Dead Zone in PFD YouTube
  2. Problems in Charge Pump PLL - Reference Spur YouTube
  3. Design Procedure for Type-II Order 3 Charge Pump PLL YouTube
  4. Design Procedure for Charge Pump Clock Multiplier YouTube
  5. Sources of Non-Linearities in CP-PLL: Part I YouTube
  6. Sources of Non-Linearities in CP-PLL: Part II YouTube
  7. Noise Analysis in CP-PLL: Part I YouTube

Week 6

  1. Noise Analysis in CP-PLL: Part II YouTube
  2. Noise Analysis in CP-PLL: Part III YouTube
  3. Noise Simulations for CP-PLL Blocks YouTube
  4. Introduction to Oscillators YouTube

Week 7

  1. Low-Swing Ring Oscillator: Part I YouTube
  2. Low-Swing Ring Oscillator: Part II YouTube
  3. Large-Swing Ring Oscillator: Part I YouTube
  4. Large-Swing Ring Oscillator: Part II YouTube

Week 8

  1. Large-Swing Ring Oscillator: Part III YouTube
  2. Large-Swing Ring Oscillator: Part IV YouTube
  3. Large-Swing Ring Oscillator: Part V YouTube
  4. Supply Regulated VCO: Part I YouTube
  5. Supply Regulated VCO: Part II YouTube

Week 9

  1. Supply Regulated VCO: Part III YouTube
  2. Phase Noise in Ring Oscillators YouTube
  3. Circuit-level Design of PFD: Part I YouTube
  4. Circuit-level Design of PFD: Part II YouTube
  5. Circuit-level Design of PFD: Part III YouTube
  6. Circuit-level Design of Charge Pump: Part I YouTube

Week 10

  1. Circuit-level Design of Charge Pump: Part II YouTube
  2. Circuit-level Design of Charge Pump: Part III YouTube
  3. Circuit-level Design of Charge Pump: Part IV YouTube
  4. Circuit-level Design of Charge Pump: Part V YouTube
  5. Circuit-level Design of Charge Pump: Part VI YouTube
  6. Circuit-level Design of Clock Frequency Divider YouTube

Week 11

  1. Techniques for Wide Frequency Range Clock Multiplier YouTube
  2. Introduction to Digital PLL YouTube
  3. Design of Time-to-Digital Converter YouTube
  4. Small Signal Analysis of Digital PLL YouTube

Week 12

  1. Noise Analysis in Digital PLL YouTube
  2. Analog/Digital Hybrid PLL: Part I YouTube
  3. Analog/Digital Hybrid PLL: Part II YouTube
  4. Course Summary YouTube

Syllabus and materials

At NPTEL, as the course publishes them.

Credits and licence

Institution
IIT Madras
Department
Electrical Engineering
Teacher
Prof. Saurabh Saxena
Level
Undergraduate
Language
English
Subjects
Engineering
Source
NPTEL
Licence
CC BY-NC-SA, as NPTEL states it. Non-commercial use only. NPTEL's terms
Attribution
NPTEL states: "Distributed under Creative Commons Attribution-ShareAlike / CC BY - NC - SA", beside a BY-NC-SA badge.
Who can watch
NPTEL gives no rating. Invisible Network shows it to Tweens profiles and older, judged from what the source says about it. How courses are placed