Learn · NPTEL

Course108106149105 lectures

Mapping Signal Processing Algorithms to Architectures

Prof. Nitin Chandrachoodan · IIT Madras

Start with lecture 1 At NPTEL

Lectures

Week 1

  1. Introduction: Objectives and Pre-requisites Video
  2. Review of digital logic Video
  3. Timing and Power in digital circuits Video
  4. Implementation Costs and Metrics Video
  5. Example: Audio processing Video
  6. Example: AlexNet Video
  7. Architecture cost components Video
  8. Examples of Architectures Video
  9. Multi-objective Optimization Video
  10. Number representation Video
  11. Scientific notation and Floating point Video

Week 2

  1. Basic FIR filter Video
  2. Serial FIR filter architectures Video
  3. Simple programmable architecture Video
  4. Block diagrams and SFGs Video
  5. Dataflow Graphs Video
  6. Iteration period Video
  7. FIR filter iteration period Video
  8. IIR filter iteration period Video
  9. Computation Model Video

Week 3

  1. Constraint analysis for IPB computation Video
  2. Motivational examples for IPB Video
  3. General IPB computation Video
  4. Sample period calculation Video
  5. Parallel architecture Video
  6. Odd-even register reuse Video
  7. Power consumption Video
  8. Pipelining Video
  9. Pipelining FIR filter Video
  10. Time-invariant systems Video
  11. Valid pipelining examples Video
  12. Feedforward cutsets Video
  13. Balanced pipeline Video
  14. Retiming basic concept Video
  15. Example and uses of retiming Video

Week 4

  1. Resource sharing: adder example Video
  2. Changing iteration period Video
  3. Hardware assumptions and constraint analysis Video
  4. Mathematical formulation Video
  5. Examples with formulation Video
  6. Example: Biquad filter Video
  7. Hardware architecture Video
  8. Review biquad folding sets Video
  9. Complete biquad hardware Video
  10. DEMO: FFT in Vivado HLS Video
  11. DEMO: FFT synthesis Video

Week 5

  1. Obtaining a folding schedule Video
  2. ASAP schedule Video
  3. Utilization Efficiency Video
  4. ALAP schedule Video
  5. Iteration period bound and scheduling Video
  6. Retiming for scheduling Video
  7. Blocked schedules Video
  8. Overlapped schedules Video
  9. Improved blocked schedule Video
  10. Allocation, Binding and Scheduling Video
  11. DEMO: Analyze FFT implementation Video
  12. DEMO: FFT interface Video

Week 6

  1. Scheduling: problem formulation Video
  2. Example: differential equation solver Video
  3. Heuristic approaches to scheduling Video
  4. Mathematical formulation Video
  5. ILP formulation Video
  6. List scheduling Video
  7. Hardware model Video
  8. Force Directed Scheduling Video
  9. DEMO: HLS on FFT Video
  10. DEMO: FFT Simulation and Optimization Video
  11. DEMO: CPU interfacing Video

Week 7

  1. Software Compilation Video
  2. Optimization Examples Video
  3. Loop optimizations 1 Video
  4. Loop optimizations 2 Video
  5. Loop optimizations 3 Video
  6. Software pipelining 1 Video
  7. Software pipelining 2 Video
  8. FFT Optimization Video

Week 8

  1. Demo: Vivado setup Video
  2. Background: CPUs and FPGAs Video
  3. Demo: Vivado HLS FFT IP Export Video
  4. Demo: Vivado ILA and VIO on hardware Video
  5. Demo: FFT on FPGA board Video
  6. Demo: Simulating SoC and SDK Video
  7. Background: Understanding ELF files Video

Week 9

  1. On-chip communication basics Video
  2. Many-to-Many communication Video
  3. AXI bus handshaking Video
  4. AXI bus (contd) Video
  5. Demo: Microblaze processor on FPGA Video
  6. Demo: Performance counter AXI peripheral Video
  7. Demo: HW accelerator for FPGA Video

Week 10

  1. DMA and arbitration Video
  2. Network-on-chip basics Video
  3. NoC - topologies and metrics Video
  4. NoC - routing Video
  5. NoC - switching and flow control Video

Week 11

  1. Systolic Arrays - Background Video
  2. Systolic Arrays - Examples Video
  3. CORDIC algorithm Video

Week 12

  1. Parallel implementation of FIR filters Video
  2. Unfolding Transformation Video
  3. Lookahead Transformation Video
  4. Introduction to GPUs and Matrix multiplication Video

Live Session

  1. Live Session 09-08-2019 Video
  2. Live Session 27-08-2019 Video

Syllabus and materials

At NPTEL, as the course publishes them.

Credits and licence

Institution
IIT Madras
Department
Electrical Engineering
Teacher
Prof. Nitin Chandrachoodan
Level
Undergraduate
Language
English
Subjects
Engineering
Source
NPTEL
Licence
CC BY-NC-SA, as NPTEL states it. Non-commercial use only. NPTEL's terms
Attribution
NPTEL states: "Distributed under Creative Commons Attribution-ShareAlike / CC BY - NC - SA", beside a BY-NC-SA badge.
Who can watch
NPTEL gives no rating. Invisible Network shows it to Tweens profiles and older, judged from what the source says about it. How courses are placed