Lecture 26 of 45Week 8: C-Based VLSI Design: Hardware Efficient C Coding
Lec1: Hardware Efficient C Coding
Prof. Chandan Karfa · IIT Guwahati
Credits and licence
- From
- C-Based VLSI Design, IIT Guwahati (at NPTEL)
- Licence
- CC BY-NC-SA, as NPTEL states it. Non-commercial use only.
- Attribution
- NPTEL states: "Distributed under Creative Commons Attribution-ShareAlike / CC BY - NC - SA", beside a BY-NC-SA badge.
- Who can watch
- Tweens profiles and older. How courses are placed
All the lectures
- Lec 1: Introduction to C-Based VLSI Design
- Lec 2: C-based VLSI Design: An Overview
- Lec 3: C-based VLSI Design: Problem Formulation
- Lec 4: C-based VLSI Design: Course Plan
- Lec 1: Introduction to Scheduling
- Lec 2: ILP formulation of Scheduling
- Lec 3: ILP formulation of MRLC and MLRC Scheduling
- Lec 1: Multiprocessor Scheduling
- Lec 2: Hu’s algorithm for Multiprocessor Scheduling
- Lec 3: List based Scheduling of MLRC
- Lec 4: List based Scheduling of MRLC
- Lec1: Forced Directed Scheduling
- Lec2: Forced Directed MLRC and MRLC Scheduling Algorithm
- Lec3: Path Based Scheduling
- Lec4: Path Based Scheduling
- Lec 1: Allocation and Binding Problem Formulation
- Lec 2: Left Edge Algorithm
- Lec 3: ILP Based Formulation
- Lec 4: Allocation and Binding of Hierarchical Graph
- Lec 1: Register Allocation and Binding
- Lec 2: Multi-port Binding Problem
- Lec 3: Data-path and Controller Synthesis
- Lec 1: HLS for Arrays
- Lec 2: HLS for Loops
- Lec3: HLS for Loop - pipeline
- Lec1: Hardware Efficient C Coding
- Lec2: Hardware Efficient C Coding – part II
- Lec3: Dataflow Optimization in HLS
- Tutorial 1 - High-Level Synthesis with Vivado HLS
- Tutorial 2 - High-Level Synthesis Optimizations with Vivado HLS
- Lec1: Frontend Optimizations in C
- Lec 2: HLS Optimizations: Case Study 1
- Lec 3: HLS Optimizations: Case Study 2
- Lec 1: Simulation Based Verification
- Lec 2: RTL to C Reverse Engineering
- Lec 3: Phase-wise Verification of HLS
- Lec 4: Equivalence between C and RTL
- Lec 1: Introduction to Hardware Security
- Lec 2: HLS for Security
- Lec 3: Attacks on RTL Logic locking
- Lec 1: Introduction to Logic Synthesis
- Lec 2: FPGA Technology Mapping
- Lec 3: Introduction to Physical Synthesis
- Lec 4: Introduction to Circuit optimizations
- Lec 5: Recent Advances in C-Based VLSI Design