Course11710614995 lectures
Design and Analysis of VLSI Subsystems
Prof. Madhav Rao · IIIT Bangalore
Lectures
week-01
- 1.1 - Understanding Silicon
- 1.2 - Introduction to NMOS
- 1.3 - NMOS Transistor Working
- 1.4 - PMOS Transistor
- 1.5 - MOS Capacitances
- 1.6 - Non Ideal MOS model
- 1.7 - Short channel current model
- 1.8 - Short channel current model analysis
week-02
- 2.1 - Channel Length modulation index
- 2.2 - DC characteristics of Inverter
- 2.3 - Transfer characteristics of Inverter
- 2.4 - Skewed Inverter
- 2.5 - Skewed Inverter and threshold voltage
- 2.6 - Equivalent of transistors in series
- 2.7 - Transmission Gate
week-03
- 3.1 - Bad CMOS Buffer - Part1
- 3.2 - Bad CMOS Buffer - Part2
- 3.3 - Noise margin characteristics of inverter
- 3.4 - Noise margin parameters
- 3.5 - Introduction to Delay in CMOS
- 3.6 - Transient analysis of CMOS Inverter
- 3.7 - RC approximated delay
- 3.8 - Switching Resistance
week-04
- 4.1 - CMOS Inverter approximated to RC Circuit
- 4.2 - Elmore delay
- 4.3 - Delay of FO4 inverter
- 4.4 - Extracting capacitances of 3-Nand gate for delay estimation
- 4.5 - Characterizing Delay of NOR gate
- 4.6 - Linear Delay model
- 4.7 - Logical effort and Parasitic delay
week-05
- 5.1 - Logical effort and Parasitic delay for different gates
- 5.2 - Logical effort for short-channel current model
- 5.3 - Ring Oscillator design
- 5.4 - Optimizing Gate Size
- 5.5 - Optimizing Gate Sizes Example
- 5.6 - Optimizing the Stages for an inverter path
- 5.7 - Optimizing the Stages for a General Circuit
- 5.8 - Decoder Design
week-06
- 6.1 - Introduction to Combinational Circuit and assymetric gates
- 6.2 - Assymetric Gates analysis
- 6.3 - Assymetric Gates analysis using short-channel current model
- 6.4 - Introduction to Skewed gates
- 6.5 - Skewed gates and best P/N ratio
- 6.6 - vIntroduction to Pseudo NMOS
- 6.7 - Psudeo NMOS gates
- 6.8 - Other Logic Family
- 6.9 - Dynamic Logic and Domino logic
week-07
- 7.1 - Domino gates
- 7.2 - Introduction to Stick Diagram
- 7.3 - Stick Diagram for different gates
- 7.4 - Applying Eulers path for stick diagram representations
- 7.5 - Multiplexer design and layout
- 7.6 - Introduction to Interconnects
- 7.7 - Interconnects - RC delay, and Energy
week-08
- 8.1 - Introduction to crosstalks in interconnects
- 8.2 - Transient analysis in Crosstalk
- 8.3 - Introduction to Repeaters in Interconnect Engineering
- 8.4 - Repeater Design
- 8.5 - Energy and delay analysis for interconnectwith repeaters
- 8.6 - Repeater Design and Energy-Delay-Product
- 8.7 - Introduction to Power
week-09
- 9.1 - Switching Power and Energy Estimation
- 9.2 - Activity factor and estimating dynamic power for a combinational circuit design
- 9.3 - Analyzing Dynamic Power
- 9.4 - Energy estimation through driving factor
- 9.5 - Energy expression in terms of delay
- 9.6 - Voltage Scaling
- 9.7 - DVFS
week-10
- 10.1 - Introduction to subthreshold leakage current model
- 10.2 - Subthreshold leakage current and Gate leakage current
- 10.3 - Estimating Static Power
- 10.4 - Introduction to CMOS Latch design
- 10.5 - CMOS Latch Design
- 10.6 - CMOS Latch and flipflop design
week-11
- 11.1 - Static Timing Analysis
- 11.2 - Static Timing Analysis - Continued
- 11.3 - Static Timing Analysis - Part2
- 11.4 - Static Timing Analysis - Part2.1
- 11.5 - Static Timing Analysis - Part3
- 11.6 - TPDQ and TPCQ
- 11.7 - Static Timing Analysis - Part4
- 11.8 - Static Timing Analysis - Part5
- 11.9 - Static Timing Analysis - Part6
- 11.10 - SET and CLEAR enabled Latch and Flipflop Design
week-12
- 12.1 - 1-bit Adder design
- 12.2 - Adder-Part2
- 12.3 - PG architecture - Part1
- 12.4 - PG architecture - Part2
- 12.5 - Carry Skip Adder
- 12.6 - Carry Look Ahead and Carry Increment Adder
- 12.7 - Other Adder Subsystems
- 12.8 - Approximate Multipliers - Part 1
- 12.9 - Approximate Multipliers - Part 2
- 12.10 - Approximate Adder
Live Session
Syllabus and materials
At NPTEL, as the course publishes them.
Credits and licence
- Institution
- IIIT Bangalore
- Department
- Electronics & Communication Engineering
- Teacher
- Prof. Madhav Rao
- Level
- Undergraduate
- Language
- English
- Subjects
- Engineering, Society and politics
- Source
- NPTEL
- Licence
- CC BY-NC-SA, as NPTEL states it. Non-commercial use only. NPTEL's terms
- Attribution
- NPTEL states: "Distributed under Creative Commons Attribution-ShareAlike / CC BY - NC - SA", beside a BY-NC-SA badge. Coordinated by IIT Madras.
- Who can watch
- NPTEL gives no rating. Invisible Network shows it to Teens profiles and older, judged from what the source says about it. How courses are placed
More like this
NPTEL106101163
Course
Software Testing
57 lectures · Source's player
NPTEL106108227
Course
Discrete Mathematics - IIITB
72 lectures · Source's player
NPTEL106106221
Course
Foundations of Cryptography, IIIT Bangalore
66 lectures · Video
NPTEL109106160
Course
Inclusion and Technology Design
16 lectures · Video
NPTEL109106184
Course
Towards an Ethical Digital Society: From Theory to Practice
15 lectures · Video
TED
Talk
How to speak so that people want to listen
Source's player
TED
Talk
The power of vulnerability
Source's player
TED
Talk
This is what happens when you reply to spam email
Source's player
Course
History 7b Spring 2006 UC Berkeley (History 7B US History: from Civil War to Present)
39 lectures · Audio
Course
Nuclear Engineering 101 001 Fall 2009 UC Berkeley Nuclear Reactions and Radiation (Nuclear Engineering 101, 001|Fall 2009|UC Berkeley (Nuclear Reactions and Radiation))
29 lectures · Audio
Course
Society Events Video
55 lectures · Video
Talk
Thinking with Spinoza: Politics, Philosophy and Religion
Audio