Learn · Architectural Design of Digital Integrated Circuits
Lecture 20 of 67MODULE 4
Lecture 20 : Efficient Adder Architecture
Prof. Indranil Hatai · IIT Kharagpur
Credits and licence
- From
- Architectural Design of Digital Integrated Circuits, IIT Kharagpur (at NPTEL)
- Licence
- CC BY-NC-SA, as NPTEL states it. Non-commercial use only.
- Attribution
- NPTEL states: "Distributed under Creative Commons Attribution-ShareAlike / CC BY - NC - SA", beside a BY-NC-SA badge.
- Who can watch
- Tweens profiles and older. How courses are placed
All the lectures
- Lecture 1 : Introduction to VLSI Design Flow
- Lecture 2 : Introduction to VLSI Design Flow
- Lecture 3 : Introduction to VLSI Design Flow
- Lecture 4 : Algorithm to Efficient Architecture Mapping
- Lecture 5 : Algorithm to Efficient Architecture Mapping(Contd.)
- Lecture 6 : Algorithm to Efficient Architecture Mapping(Contd.
- Lecture 7 : Tutorial on Algorithm to Efficient Architecture Mapping
- Lecture 8 : Algorithm to Efficient Architecture Mapping(Contd.
- Lecture 9 : Algorithm to Efficient Architecture Mapping(Contd.
- Lecture 10 : Algorithm to Efficient Architecture Mapping(Contd.
- Lecture 11 : Algorithm to Efficient Architecture Mapping(Contd.
- Lecture 12 : Algorithm to Efficient Architecture Mapping(Contd.
- Lecture 13 : Algorithm to Efficient Architecture Mapping
- Lecture 14 : Algorithm to Efficient Architecture Mapping(Contd.)
- Lecture 15 : Efficient Adder Architecture
- Lecture 16 : Efficient Adder Architecture (Contd.)
- Lecture 17 : Efficient Adder Architecture (Contd.)
- Lecture 18 : Efficient Adder Architecture
- Lecture 19 : Efficient Adder Architecture
- Lecture 20 : Efficient Adder Architecture
- Lecture 21 : Efficient Adder Architecture
- Lecture 22 : Efficient Adder Architecture
- Lecture 23 : Efficient Adder Architecture
- Lecture 24 : Efficient Adder Architecture
- Lecture 25 : Pipelining and Parallel Processing
- Lecture 26 : Pipelining and Parallel Processing
- Lecture 27 : Multiplier Architecture
- Lecture 28 : Multiplier Architecture
- Lecture 29 : Multiplier Architecture
- Lecture 30 : Multiplier Architecture
- Lecture 31: Multiplier Architecture
- Lecture 32: Multiplier Architecture
- Lecture 33: Multiplier Architecture
- Lecture 34: Multiplier Architecture
- Lecture 35: Squaring Circuit Design
- Lecture 36: Reconfigurable Constant Multiplier Design
- Lecture 37 : Reconfigurable Constant Multiplier Design
- Lecture 38 : Reconfigurable Constant Multiplier Design
- Lecture 39 : Fixed Point Number Representation
- Lecture 40 : Fixed Point Number Representation
- Lecture 41 : CORDIC Architecture
- Lecture 42 : CORDIC Architecture
- Lecture 43 : CORDIC Architecture
- Lecture 44 : CORDIC Architecture
- Lecture 45 : Timing Analysis
- Lecture 46 : Timing Analysis
- Lecture 47 : Timing Analysis
- Lecture 48 : Logic Hazard
- Lecture 49: FFT Architecture
- Lecture 50: FFT Architecture (Contd.)
- Lecture 51: Timing analysis Basics
- Lecture 52: Timing analysis Basics (Contd.)
- Lecture 53: Timing analysis Basics (Contd.)
- Lecture 54: Timing Issuesin Digital IC Design
- Lecture 55: Timing Issuesin Digital IC Design (Contd.)
- Lecture 56: Timing Issuesin Digital IC Design (Contd.)
- Lecture 57: Timing Issuesin Digital IC Design (Contd.)
- Lecture 58: Architectural Design of Digital Integrated Circuits
- Lecture 59: Design Tips for Basic Circuits Design ( Contd. )
- Lecture 60: Design Tips for Basic Circuits Design ( Contd. )
- Lecture 61: Design Tips for Basic Circuits Design ( Contd. )
- Lecture 62: Low Power Digital Design
- Lecture 63: Low Power Digital Design ( Contd. )
- Lecture 64: Low Power Digital Design
- Lecture 65: Low Power Digital Design ( Contd. )
- Lecture 66: Hardware for Machine Learning : Design Considerations Design Tips
- Lecture 67: Hardware for Machine Learning : Design Considerations Design Tips ( Contd. )