Lecture 24 of 33Week 9
Processor Design Part-II
Prof. Smruti Ranjan Sarangi · IIT Delhi
Credits and licence
- From
- Computer Architecture, IIT Delhi (at NPTEL)
- Licence
- CC BY-NC-SA, as NPTEL states it. Non-commercial use only.
- Attribution
- NPTEL states: "Distributed under Creative Commons Attribution-ShareAlike / CC BY - NC - SA", beside a BY-NC-SA badge.
- Who can watch
- Tweens profiles and older. How courses are placed
All the lectures
- Introduction to Computer Architecture
- The Language of Bits Part-I
- The Language of Bits Part-II
- The Language of Bits Part-III
- Assembly Language Part-I
- Assembly Language Part-II
- Assembly Language Part-III
- ARM Assembly Language Part-I
- ARM Assembly Language Part-II
- x86 Assembly Language Part-I
- x86 Assembly Language Part-II
- x86 Assembly Language Part-III
- x86 Assembly Language Part-IV
- A Primer on Digital Logic Part-I
- A Primer on Digital Logic Part-II
- A Primer on Digital Logic Part-III
- Computer Arithmetic Part-I
- Computer Arithmetic Part-II
- Computer Arithmetic Part-III
- Computer Arithmetic Part-IV
- Computer Arithmetic Part-V
- Computer Arithmetic Part-VI
- Processor Design Part-I
- Processor Design Part-II
- Processor Design Part-III
- Principles of Pipelining Part-I
- Principles of Pipelining Part-II
- Principles of Pipelining Part-III
- Principles of Pipelining Part-IV
- The Memory Systems Part-I
- The Memory Systems Part-II
- The Memory Systems Part-III
- The Memory Systems Part-IV