About
Reducing power consumption in FPGAs offers a range of benefits across various applications, including: extended battery life, simplified heat sink requirements, reduced complexity of the PCB power network, the potential for smaller package sizes, minimized heat-related measurement errors, and increased component longevity. Achieving energy-efficient FPGA design demands a comprehensive approach—from product strategy to the choice of process technology and on-chip architecture. In this talk, the speaker will provide an inside look at how Lattice FPGAs are engineered to deliver significant power savings..
0:00:00 Slide 1
0:01:06 Slide 2
0:02:26 Slide 3
0:05:13 Slide 4
0:06:32 Slide 5
0:08:46 Slide 6
0:13:02 Slide 7
0:14:31 Slide 8
0:15:41 Slide 9
0:17:23 Slide 10
0:20:50 Slide 11
The talk
Credits and licence
- Institution
- CERN
- Department
- FPGA Developers' Forum (FDF)
- Speaker
- Hardik Shah
- Year
- 2025
- Language
- English
- Subjects
- Business and management
- Source
- CERN
- Licence
- CERN, as CERN states it. CERN's terms
- Attribution
- © CERN. CERN provides its audiovisual media free of charge for educational and informational use, credited to CERN; this lecture is shown in CERN's own player.
- Who can watch
- CERN gives no rating. Invisible Network shows it to Tweens profiles and older, judged from what the source says about it. How courses are placed