Plays in CERN's own player, loaded from its site when you press Play.

Learn · Hardware Acceleration Through FPGAs - Basics of VHDL (lecture 2)

Talk2019-03-0559 min

Hardware Acceleration Through FPGAs - Basics of VHDL (lecture 2)

Giorgio Lopez · CERN

At CERN

Credits and licence

From
Hardware Acceleration Through FPGAs - Basics of VHDL (lecture 2), CERN (at CERN)
Licence
CERN, as CERN states it.
Attribution
© CERN. CERN provides its audiovisual media free of charge for educational and informational use, credited to CERN; this lecture is shown in CERN's own player.
Who can watch
Tweens profiles and older. How courses are placed