Learn · CERN

Talk59 min

Hardware Acceleration Through FPGAs - Basics of VHDL (lecture 2)

Giorgio Lopez · CERN

Watch At CERN

About

FPGAs are a more and more ubiquitous technology. They offer the benefits of fast, application-tailored hardware, typically associated with ASICs, while enabling fast prototyping, upgradability and low costs. This makes them an ideal ally in HEP computing, specifically in areas where high performance is needed and/or specifications and needs may vary.

The lectures will focus on the intrinsic parallel processing characteristics of FPGAs, emphasizing how they can be exploited to implement data-intensive algorithms. Focus will also be put on concepts like hardware/software partitioning (very important to help the most performing parts of the systems in collaborating with the legacy CPU oriented codebase).

A simple hands on exercises session will be added to let the students get acquainted with the main tools and the VHDL language..

0:00:00 Slide 1

0:01:33 Slide 2

0:02:08 Slide 3

0:03:48 Slide 4

0:05:23 Slide 5

0:09:02 Slide 6

0:09:30 Slide 7

0:10:55 Slide 8

0:11:28 Slide 9

The talk

  1. Hardware Acceleration Through FPGAs - Basics of VHDL (lecture 2) 2019-03-05 · 59 min · CERN's player

Credits and licence

Institution
CERN
Department
Inverted CSC
Speaker
Giorgio Lopez
Year
2019
Language
English
Subjects
Computer science
Source
CERN
Licence
CERN, as CERN states it. CERN's terms
Attribution
© CERN. CERN provides its audiovisual media free of charge for educational and informational use, credited to CERN; this lecture is shown in CERN's own player.
Who can watch
CERN gives no rating. Invisible Network shows it to Tweens profiles and older, judged from what the source says about it. How courses are placed