Course10810518741 lectures
VLSI Interconnects
Prof. Sarang Pendharker · IIT Kharagpur
About
Interconnects are the wired connections between various devices and components in an integrated circuit. As the clock frequency and operating frequency of the electronic devices is increasing, going up to several GHz, the effects of these wired connection cannot be ignored anymore. In fact, the interconnect effects which include delays, timing jitters and cross-talk are expected to become bottleneck in further increase in the speed of electronic circuits. In this course we will investigate origin of several interconnect effects and explore techniques for electromagnetic and circuit modeling of these interconnect effects. The course is of importance for anyone interested in the high frequency circuit design and signal integrity issues in electronics and telecommunication industries.
Intended audience: Senior UG, P.G., Ph.D in Dept. of ECE, EE.
Prerequisites: U.G. level course in electromagnetics or micorwave engineering or EM Waves.INDUSTRY RELEVANCE: Signal integrity profile and Interconnect profile in leading electronics and semiconductor industries.
Lectures
Week 1
- Lecture 1 : Introduction to VLSI Interconnects.
- Lecture 2 : The Distributed RC Interconnect Model
- Lecture 3 : The Elmore delay
- Lecture 4 : Elmore delay in interconnects
- Lecture 5 : Elmore Delay in Branched RC Interconnects
Week 2
- Lecture 6 : Equivalent Circuit For RC Interconnects
- Lecture 7 : Scaling Effects in Interconnects
- Lecture 8 : Delay Mitigation In RC Interconnects
- Lecture 9 : RC Interconnect Simulation
- Lecture 10 : Inductive Effects In Interconnects
Week 3
- Lecture 11 : Distributed RLC Interconnect Model
- Lecture 12 : Transmission Line Equations
- Lecture 13 : When To Consider The Inductive Effects?
- Lecture 14 : The Transfer Function of an RLC Interconnect
- Lecture 15 : Time Domain Response of a Lumped RLC Circuit
Week 4
- Lecture 16 : Equivalent Elmore Model For RLC Interconnects
- Lecture 17 : Two-Pole Model Of RLC Interconnects From ABCD Parameters
- Lecture 18 : RLC Interconnect Simulation
- Lecture 19 : Origin Of The Skin Effect
- Lecture 20 : Effective Resistance At High Frequencies
Week 5
- Lecture 21 : Equivalent circuit to simulate skin effect
- Lecture 22 : Power dissipation due to interconnects
- Lecture 23 : Optimum interconnect width for minimizing total power dissipation
- Lecture 24 : Heating effects and thermal modeling
- Lecture 25 : Compact thermal modeling with equivalent electrical circuits
Week 6
- Lecture 26 : Electromigration in interconnects
- Lecture 27 : Mitigation of Electromigration
- Lecture 28 : Capacitive coupling in interconnects
- Lecture 29 : Cross-talk and timing jitters in two identical interconnects
- Lecture 30 : Coupling effects and mitigation techniques
Week 7
- Lecture 31 : Matrix formulation of coupled interconnects
- Lecture 32 : Coupled RLC interconnects
- Lecture 33 : Decoupling of interconnects by diagonalization of matrix
- Lecture 34 : Analysis of coupled interconnects: Example
- Lecture 35 : Analysis of coupled interconnects: Examples-2
Week 8
- Lecture 36 : Simulation of RC coupled interconnects
- Lecture 37 : Extraction of capacitance (part-1)
- Lecture 38 : Extraction of capacitance (part-2)
- Lecture 39 : Extraction of inductance (part-1)
- Lecture 40 : Extraction of inductance (part-2)
- Lecture 41 : Estimation of interconnect parameters from S-parameters
Syllabus and materials
At NPTEL, as the course publishes them.
Credits and licence
- Institution
- IIT Kharagpur
- Department
- Electrical Engineering
- Teacher
- Prof. Sarang Pendharker
- Level
- Undergraduate
- Language
- English
- Subjects
- Engineering
- Source
- NPTEL
- Licence
- CC BY-NC-SA, as NPTEL states it. Non-commercial use only. NPTEL's terms
- Attribution
- NPTEL states: "Distributed under Creative Commons Attribution-ShareAlike / CC BY - NC - SA", beside a BY-NC-SA badge.
- Who can watch
- NPTEL gives no rating. Invisible Network shows it to Tweens profiles and older, judged from what the source says about it. How courses are placed