Plays in CERN's own player, loaded from its site when you press Play.

Learn · Latency analysis of the CPU-FPGA interface in the Zynq UltraScale+ SoC

Talk2026-05-2923 min

Latency analysis of the CPU-FPGA interface in the Zynq UltraScale+ SoC

Valerio Nappi · CERN

At CERN

Credits and licence

From
Latency analysis of the CPU-FPGA interface in the Zynq UltraScale+ SoC, CERN (at CERN)
Licence
CERN, as CERN states it.
Attribution
© CERN. CERN provides its audiovisual media free of charge for educational and informational use, credited to CERN; this lecture is shown in CERN's own player.
Who can watch
Tweens profiles and older. How courses are placed