SystemVerilog Hacks: Circumventing the Limitations of SystemVerilog

About

SystemVerilog is a powerful language with relatively good compiler support. However, some inexplicable oversights and limitations in the SystemVerilog standard can cause HDL designers to expend significant work that would have been unnecessary had simple tweaks in the language's standard been adopted. For example, one limitation of SystemVerilog is that a "struct" cannot be parameterized more than once, i.e. the same "struct" code needs to be rewritten every time any of the parameters that define it change. A similar issue affects SystemVerilog functions. With regards to SystemVerilog interfaces, a necessary but lacking feature of SystemVerilog would be the ability to propagate parameters directly from an interface to other parts of the code, without needing to pass the parameters themselves up and down the design hierarchy. In this presentation we discuss these and other issues and their workaround solutions that enable the designer to make much more efficient use of SystemVerilog.

00:00:00 Slide 1

00:01:01 Slide 2

00:02:38 Slide 3

00:04:00 Slide 4

00:04:30 Slide 5

00:04:54 Slide 6

00:05:28 Slide 7

00:06:20 Slide 8

00:06:45 Slide 9

00:07:01 Slide 10

00:08:10 Slide 11