CDCs, FIFOs, and Width Converters: How to Combine Open Logic Building Blocks Correctly

About

In FPGA design, correctly handling clock domain crossings, buffering data streams, and matching data widths is critical for reliable and maintainable systems. The Open Logic FPGA Standard Library (open source) provides building blocks for these challenges, but many users struggle to understand when and how to combine them effectively.

This talk will walk you through the CDCs, FIFOs, and width converters in Open Logic and provide clear guidance on selecting and composing them for different scenarios, including asymmetric buffering and varying bandwidth requirements. Attendees will leave with actionable rules and patterns to use Open Logic building blocks correctly, avoid common pitfalls, and simplify FPGA system design.

00:00:00 Slide 1

00:01:01 Slide 2

00:01:22 Slide 3

00:02:56 Slide 4

00:03:20 Slide 5

00:04:05 Slide 6

00:04:30 Slide 7

00:05:20 Slide 8

00:05:56 Slide 9

00:07:05 Slide 10