About
In the design and validation of high-speed electrical systems, such as power converters, the fidelity of the electrical model is strictly limited by the minimum achievable time-step. Conventional FPGA-based simulators often operate in the range of microseconds or, at best, several hundred nanoseconds. This limitation can lead to failures in capturing high-speed transients or introduce numerical instabilities caused by the solver constraints.
This presentation explores how combining discretized mathematical models with AMD Versal can be leveraged to push real-time simulations down into the nanosecond range. We will first discuss the creation of high-efficiency RTL models for power converters and their conversion into synthesizable block diagrams. Finally, we will demonstrate how by using the Versal architecture, we can enable the execution of these models at high-speeds, even allowing us to offload part of the instrumentation and measurement logic directly into the FPGA design.
00:00:00 Slide 1
00:00:09 Slide 2
00:01:42 Slide 3
00:03:02 Slide 4
00:05:21 Slide 5
00:07:03 Slide 6
00:08:19 Slide 7
00:09:06 Slide 8
00:10:15 Slide 9
00:11:56 Slide 10
The talk
Credits and licence
- Institution
- CERN
- Speaker
- Pablo Trujillo
- Year
- 2026
- Language
- English
- Source
- CERN
- Licence
- CERN, as CERN states it. CERN's terms
- Attribution
- © CERN. CERN provides its audiovisual media free of charge for educational and informational use, credited to CERN; this lecture is shown in CERN's own player.
- Who can watch
- CERN gives no rating. Invisible Network shows it to Teens profiles and older, judged from what the source says about it. How courses are placed