About
Machine learning and signal processing on the edge are poised to influence our everyday lives with devices that will learn and infer from data generated by smart sensors and other devices for the Internet of Things. The next leap towards ubiquitous electronics requires increased energy-efficiency of processors for specialized data-driven applications. I will present here how we realised an in-memory processor fabricated using a two-dimensional materials platform can potentially outperform its silicon counterparts in both standard and non-traditional Von Neumann architectures for artificial neural networks. The circuits are based on a flash memory array with a two-dimensional channel using wafer-scale MoS2. Simulations and experiments show that the device can be scaled down to sub-μm channel length without any significant impact on its memory performance. I will then present our latest work with large-scale integrated vector-matrix multiplier circuits based on 1024 MoS2 floating gate memories. .
0:00:00 Slide 1
0:01:26 Slide 2
0:02:37 Slide 3
0:03:58 Slide 4
0:07:30 Slide 5
0:08:56 Slide 6
0:10:37 Slide 7
0:12:16 Slide 8
0:13:49 Slide 9
0:15:04 Slide 10
0:19:26 Slide 11
The talk
Credits and licence
- Institution
- CERN
- Department
- Detector Seminar
- Speaker
- Andras Kis
- Year
- 2024
- Language
- English
- Subjects
- Computer science
- Source
- CERN
- Licence
- CERN, as CERN states it. CERN's terms
- Attribution
- © CERN. CERN provides its audiovisual media free of charge for educational and informational use, credited to CERN; this lecture is shown in CERN's own player.
- Who can watch
- CERN gives no rating. Invisible Network shows it to Tweens profiles and older, judged from what the source says about it. How courses are placed