Learn · CERN

Talk8 min

Faster FPGA firmware synthesis with hls4ml

Sarai Elisheva Sokolovsky · CERN

Watch At CERN

About

The hls4ml project is a mature library for deployment of neural networks on FPGAs used by the L1 trigger systems of the LHC experiments. With its support for multiple neural network architectures and FPGAs from multiple vendors, the library has recently seen an increase in adoption among the LHC experiments with multiple projects in various stages of development. To meet the latency constraints of the trigger systems the neural networks need to be compressed and fine-tuned for the target FPGA hardware, requiring multiple time-consuming firmware synthesis runs. To facilitate further rapid prototyping of neural networks with hls4ml in this project we will aim to speed up the synthesis flow. My project is on enhancing the internals of hls4ml to support dividing the neural network into blocks that can be synthesized in parallel and reassembled into the final firmware for deployment on hardware. The result of this work will make hls4ml a more usable library, reduce the development lifecycle and foster adoption by the wider scientific community..

0:00:00 Slide 1

0:01:50 Slide 2

0:03:18 Slide 3

0:04:56 Slide 4

The talk

  1. Faster FPGA firmware synthesis with hls4ml 2023-08-15 · 8 min · CERN's player

Credits and licence

Institution
CERN
Department
CERN openlab Summer Student Programme 2023
Speaker
Sarai Elisheva Sokolovsky
Year
2023
Language
English
Source
CERN
Licence
CERN, as CERN states it. CERN's terms
Attribution
© CERN. CERN provides its audiovisual media free of charge for educational and informational use, credited to CERN; this lecture is shown in CERN's own player.
Who can watch
CERN gives no rating. Invisible Network shows it to Teens profiles and older, judged from what the source says about it. How courses are placed