Dimensional Expressivity Analysis of Parametric Quantum Circuits

About

Parametric quantum circuits play a crucial role in the performance of many variational quantum algorithms. To successfully implement such algorithms, one must design efficient quantum circuits that sufficiently approximate the solution space while maintaining a low parameter count and circuit depth. In this talk, we present a method to analyze the dimensional expressivity of parametric quantum circuits. This technique allows for identifying superfluous parameters in the circuit layout and for obtaining a maximally expressive ansatz with a minimum number of parameters. Using a hybrid quantum-classical approach, we show how to efficiently implement the expressivity analysis using quantum hardware, and we provide a proof of principle demonstration of this procedure on IBM's quantum hardware. We also discuss the effect of symmetries and demonstrate how to incorporate or remove symmetries from the parametrized ansatz..

0:00:00 Slide 1

0:06:10 Slide 2

0:12:19 Slide 3

0:18:28 Slide 4

0:24:37 Slide 5

0:30:47 Slide 6

0:36:56 Slide 7

0:43:05 Slide 8

0:49:14 Slide 9

0:55:23 Slide 10

1:01:33 Slide 11