# CDCs, FIFOs, and Width Converters: How to Combine Open Logic Building Blocks Correctly

- Institution: CERN
- Speaker: Oliver Bründler
- Year: 2026
- Language: English
- Subjects: Philosophy
- Source: [CERN](https://videos.cern.ch/record/3025784)
- Licence: [CERN](https://copyright.web.cern)
- Who can watch: Teens profiles and older (sources give no ratings; placed by Invisible Network from the source's own words)

In FPGA design, correctly handling clock domain crossings, buffering data streams, and matching data widths is critical for reliable and maintainable systems. The Open Logic FPGA Standard Library (open source) provides building blocks for these challenges, but many users struggle to understand when and how to combine them effectively.

This talk will walk you through the CDCs, FIFOs, and width converters in Open Logic and provide clear guidance on selecting and composing them for different scenarios, including asymmetric buffering and varying bandwidth requirements. Attendees will leave with actionable rules and patterns to use Open Logic building blocks correctly, avoid common pitfalls, and simplify FPGA system design.

00:00:00 Slide 1

00:01:01 Slide 2

00:01:22 Slide 3

00:02:56 Slide 4

00:03:20 Slide 5

00:04:05 Slide 6

00:04:30 Slide 7

00:05:20 Slide 8

00:05:56 Slide 9

00:07:05 Slide 10

00:07:20 Slide 11

00:07:38 Slide 12

00:08:04 Slide 13

00:08:17 Slide 14

00:09:00 Slide 15

00:09:11 Slide 16

00:10:20 Slide 17

00:10:42 Slide 18

00:11:00 Slide 19

00:12:16 Slide 20

00:13:38 Slide 21

00:16:36 Slide 22

00:17:55 Slide 23

00:18:40 Slide 24

00:19:31 Slide 25

00:19:58 Slide 26

00:20:43 Slide 27

00:21:35 Slide 28

00:24:23 Slide 29

## Lectures

1. [CDCs, FIFOs, and Width Converters: How to Combine Open Logic Building Blocks Correctly](https://invisiblenetwork.ai/learn/cern/3025784/3653a6560478), 32 min (CERN's player)