# Unleashing >100G Performance: High-Speed UDP/TCP Hardware Stacks for FPGAs by CAST

- Institution: CERN
- Department: FPGA Developers' Forum (FDF)
- Speaker: Calliope-Louisa Sotiropoulou
- Year: 2025
- Language: English
- Source: [CERN](https://videos.cern.ch/record/3023496)
- Licence: [CERN](http://copyright.web.cern.ch)
- Who can watch: Teens profiles and older (sources give no ratings; placed by Invisible Network from the source's own words)

As modern digital systems demand increasingly higher data rates, the role of high-throughput, low-latency communication becomes critical in applications such as data acquisition, real-time processing, and high-performance computing. This talk describes how UDPIP and TCPIP hardware protocol stack IP cores can be designed to deliver deterministic, line-rate Ethernet communication in FPGA-based systems. We discuss the architectural design and implementation approaches that enable these cores to achieve high performance while maintaining efficient FPGA resource usage.

Through test results and integration examples, we demonstrate how IP cores such as these can be effectively deployed in complex system designs requiring scalable and reliable networking solutions. Practical aspects such as interoperability, configurability, and system-level integration are also addressed, providing attendees with actionable insights into leveraging hardware-accelerated networking for demanding, data-driven applications..

0:00:00 Slide 1

0:02:03 Slide 2

0:03:15 Slide 3

0:04:32 Slide 4

0:05:51 Slide 5

0:08:23 Slide 6

0:09:51 Slide 7

0:11:20 Slide 8

0:12:50 Slide 9

0:15:40 Slide 10

0:16:59 Slide 11

0:18:43 Slide 12

0:19:48 Slide 13

0:20:55 Slide 14

0:22:01 Slide 15

0:23:16 Slide 16

## Lectures

1. [Unleashing >100G Performance: High-Speed UDP/TCP Hardware Stacks for FPGAs by CAST](https://invisiblenetwork.ai/learn/cern/3023496/54d7b7a1cf28), 30 min (CERN's player)