# HDLRegression: A reliable and efficient tool for FPGA regression testing

- Institution: CERN
- Department: FPGA Developers' Forum (FDF)
- Speaker: Marius Elvegård
- Year: 2025
- Language: English
- Source: [CERN](https://videos.cern.ch/record/3021072)
- Licence: [CERN](http://copyright.web.cern.ch)
- Who can watch: Teens profiles and older (sources give no ratings; placed by Invisible Network from the source's own words)

HDLRegression was developed to provide a reliable, efficient tool for regression testing of maintenance testbenches for UVVM and other FPGA project testbenches. It simplifies simulations with minimal changes—just a single comment in the testbench entity—making it easy to integrate into existing projects.

One big advantage is its independence from any specific verification framework, enabling use with UVVM, OSVVM, VUnit, or any other in-house tools for maximum flexibility.

As FPGA designs grow more complex, numerous tests are needed to verify functionality. HDLRegression addresses this with efficient, customisable test execution and a structured testing environment where results are easily accessible.

By offering reliable and efficient regression testing, HDLRegression improves testing processes, reduces complexity, and increases reliability in FPGA projects..

0:00:00 Slide 1

0:07:00 Slide 2

0:08:00 Slide 3

0:09:03 Slide 4

## Lectures

1. [HDLRegression: A reliable and efficient tool for FPGA regression testing](https://invisiblenetwork.ai/learn/cern/3021072/4a13b74cc9c6), 31 min (CERN's player)