# Implementation and testing of Design For Testability methodologies in 65 nm ASICs for HL-LHC.

- Institution: CERN
- Department: Conferences
- Speaker: Gianmario Bergamin
- Year: 2021
- Language: English
- Subjects: Physics, Engineering
- Source: [CERN](https://videos.cern.ch/record/3017877)
- Licence: [CERN](http://copyright.web.cern.ch)
- Who can watch: Tweens profiles and older (sources give no ratings; placed by Invisible Network from the source's own words)

The development of the MPA and SSA ASICs is approaching the production phase with a volume of more than 1000 wafers. The importance of yield management in the construction of the Outer Tracker modules requires rigorous testing methods capable to identify all defective parts. This contribution presents customized Design for Testability methods to replace the currently used functional tests that show limited coverage and long testing time. Scan-chain design, memory and Logic Built-In-Self-Test have been adapted for radiation-hard ASICs and introduced on-chip for a novel testing approach. Design flow and implementation choices will be presented together with silicon results..

0:00:00 Slide 1

0:02:07 Slide 2

0:04:14 Slide 3

0:06:20 Slide 4

0:08:27 Slide 5

0:10:33 Slide 6

0:12:40 Slide 7

0:14:46 Slide 8

0:16:53 Slide 9

0:18:59 Slide 10

0:21:06 Slide 11

## Lectures

1. [Implementation and testing of Design For Testability methodologies in 65 nm ASICs for HL-LHC.](https://invisiblenetwork.ai/learn/cern/3017877/dafb1ff92909), 22 min (CERN's player)