# FPGA firmware design and verification for the ATLAS Liquid Argon Calorimeter trigger processor

- Institution: CERN
- Department: FPGA Developers' Forum (FDF)
- Taught by: Melissa Aguiar, Marcos Vinicius Silva Oliveira, Lucca Oliveira Facio Viccini
- Year: 2024
- Language: English
- Subjects: Art, architecture and design
- Source: [CERN](https://videos.cern.ch/record/3010566)
- Licence: [CERN](http://copyright.web.cern.ch)
- Who can watch: Tweens profiles and older (sources give no ratings; placed by Invisible Network from the source's own words)

Firmware design is a major challenge in LHC experiment upgrades, often leading to significant project delays. While non configurable systems were immediately operational, recent experiences show firmware and hardware readiness can take years. This underscores the need for innovative methods to speed up firmware design and deployment. This study utilizes advanced firmware design techniques, like High-Level Synthesis (HLS), for the ATLAS Liquid Argon Calorimeter trigger processor. HLS simplifies the design process by focusing on essential functions rather than intricate hardware details such as clock networks or signal interfaces. This method allows for easy trade-offs between latency and area, essential for optimizing firmware performance. It enhances firmware maintenance, latency, logic area usage, and timing accuracy. The HLS application has the potential to streamline firmware design, reducing project delays, and increasing efficiency in large-scale experiments like the LHC upgrades..

0:00:00 Slide 1

0:02:21 Slide 2

0:03:24 Slide 3

0:04:48 Slide 4

0:06:23 Slide 5

0:07:46 Slide 6

0:08:59 Slide 7

## Lectures

1. [FPGA firmware design and verification for the ATLAS Liquid Argon Calorimeter trigger processor](https://invisiblenetwork.ai/learn/cern/3010566/8978689bd175), 11 min (CERN's player)